SAMPATH CHANDA

I am currently pursuing Masters in Electronics and Computer Engineering at Carnegie Mellon University with focus on Computer Architecture and Machine Learning. Prior to masters, I worked at Synopsys for the verification of ARC processors. During this, I have been part of development of a System Verilog based pseudo random instruction sequence generator to automatically generate test cases for functional verification of ARC VDSP processor.